Qualitas Semiconductor is pushing deeper into the automotive market by rolling out a new generation of 5 nm interface IP tailored to cars that increasingly resemble rolling data centers. The company’s latest bundle of high speed links, tuned for harsh in vehicle conditions, signals a bid to become a default supplier for chipmakers building advanced driver assistance, infotainment, and zonal controller silicon. That strategy hinges on translating its core strength in high speed interconnects into automotive grade reliability and long term supply.
The expansion of its automotive chip line with 5 nm technology also shows how quickly car electronics are converging with data center and AI architectures. As automakers move from scattered electronic control units to centralized compute platforms, they need the same kind of bandwidth, latency, and power efficiency that cloud chips demand, but with far tougher safety and lifetime requirements.
From high speed specialist to automotive contender
Qualitas Semiconductor has long positioned itself as a specialist in high speed interconnect technology, and it now presents that expertise as “a crucial enabler” for next generation automotive electronics. The company describes itself as a leading provider of these links, emphasizing that its value lies not only in silicon IP but also in “In depth” technical support that helps customers integrate complex PHY and controller blocks into safety critical systems. That positioning is explicit in the company’s own description of About Qualitas Semiconductor Qualitas Semiconductor, which frames high speed links as foundational to modern vehicles.
The company’s broader corporate messaging reinforces that identity. On its main site, Qualitas highlights how industry events give it a chance to deepen relationships and “strengthen industry connections” around high speed interconnects, describing these technologies as central to future system architectures. That focus on collaboration and ecosystem building around high speed links is evident in the way this event provides us with opportunities to explore new collaborations in high speed interconnect technologies, a message that aligns neatly with its automotive push.
5 nm IP bundle targets reliability critical cars
The centerpiece of Qualitas’s latest move is a 5 nm IP bundle aimed squarely at automotive customers that need both bandwidth and functional safety. The company describes this package as a way to “expand automotive momentum,” signaling that it is not a one off product but part of a sustained strategy to win more design slots in vehicles. The bundle is explicitly framed as a solution for “reliability critical automotive environments,” language that underlines how the IP is meant to survive temperature swings, electrical noise, and long lifetimes that far exceed typical consumer electronics, as detailed in the announcement that Qualitas Semiconductor Expands Automotive Momentum with a 5 nm IP Bundle Agreement.
That same communication ties the bundle to a broader roadmap of automotive grade PHY and controller IP, suggesting that the 5 nm offering is part of a layered portfolio rather than a single interface block. By packaging multiple high speed links together, Qualitas can address complex system on chip designs that need to connect cameras, displays, storage, and external networks inside a single automotive processor. The reference to a 5 nm IP Bundle Agreement in the context of Qualitas Semiconductor Expands Automotive Momentum underscores that this is part of a coordinated push to supply multiple IP blocks that can be licensed together for automotive chips.
MIPI C PHY and display links move to 5 nm Automotive
One of the most concrete examples of Qualitas’s 5 nm automotive strategy is its MIPI C PHY IP, which the company says has been developed using a 5 nm Automotive process. That IP is designed to support an 8 Gsps data rate, a level of throughput that allows high resolution camera and sensor data to move quickly into central processors without becoming a bottleneck. The company highlights that this advanced IP, introduced from SEOUL, South Korea, is intended for a range of display applications, and explicitly notes that it is built on a 5 nm Automotive process node, as described in the announcement that begins with SEOUL, South Korea, Jun.
Display connectivity is another pillar of this strategy. Qualitas has prepared its eDP RX PHY IP v1.5a for mass production, positioning it as a key building block for in vehicle displays that must remain readable and responsive in demanding conditions. The company notes that this eDP receiver PHY is ready for mass production and ties it to the same automotive momentum narrative that includes the 5 nm IP Bundle Agreement, indicating that display links are part of the same family of high speed automotive interfaces. The reference to Qualitas Semiconductor’s eDP RX PHY IP v1.5a being ready for mass production, alongside mention of Qualitas Semiconductor Expands Automotive Momentum with 5 nm IP Bundle Agreement, shows how the company is knitting together camera, display, and other links into a cohesive automotive portfolio.
PCIe 6.0, 4 nm UCIe, and the path from data center to dashboard
Qualitas is not limiting its ambitions to automotive only, and that broader context matters for car makers that want to reuse IP across product lines. The company has developed what it describes as its first in house PCIe 6.0 PHY IP, a move that brings bleeding edge data center style connectivity into its catalog. That development is highlighted in coverage that notes “Nov, Qualitas Semiconductor Develops First In, House, PHY, Qualitas Semiconductor Co, Ltd,” underscoring that Qualitas Semiconductor Co, Ltd is investing in PCIe 6.0 PHY technology that can eventually filter into automotive compute platforms as those systems adopt higher bandwidth links for storage and external connectivity.
The company is also expanding its presence in the AI and chiplet ecosystem with 4 nm UCIe and PCIe Gen 6.0 IP licensing in the U.S. AI market. In that context, Qualitas explains that by focusing on these two high value interface domains as core strategic areas, it has continuously strengthened its position, a strategy articulated by Duho Kim, CEO of Qualitas. The statement that “By focusing on these two high value interface domains as core strategic areas, the company has continuously strengthen” its business, attributed to Nov and Duho Kim, shows how the same PCIe and UCIe expertise that serves AI accelerators can be repurposed for automotive domain controllers and zonal architectures that increasingly resemble scaled down data center nodes.
Chiplet ready automotive platforms and 512 bit DSP muscle
As automotive chips evolve, they are starting to adopt chiplet style designs that break large systems into smaller dies connected by high speed links, a trend that plays directly into Qualitas’s strengths. Related reporting on its 5 nm MIPI C PHY IP points to “Related News” that explicitly calls out “Chiplet Technology in Automotive Applications,” signaling that the company sees chiplets as a natural fit for cars that need scalable compute and redundancy. That same context mentions “automotive · 512 bit dual core vector DSP IP · More Products,” indicating that Qualitas is aligning its interface IP with powerful processing blocks such as a “512 bit” dual core vector DSP that can handle sensor fusion and AI workloads. The clustering of “DSP,” “More Products,” “Related News,” and “Chiplet Technology” around automotive · 512-bit dual-core vector DSP IP · More Products underscores how the company is positioning its IP for chiplet based automotive applications.
For automakers and Tier 1 suppliers, that combination of chiplet ready interfaces and high performance DSP blocks could enable more modular vehicle platforms. A car maker might, for example, pair a central compute die that hosts a 512 bit dual core vector DSP with separate chiplets for radar processing, camera aggregation, or secure connectivity, all tied together through UCIe or similar die to die links. Qualitas’s emphasis on chiplet technology in automotive applications, and its promotion of related news that looks ahead to the “Future of Automotive Engineering at CES 2026,” suggests that the company expects these architectures to move from concept to production over the next vehicle generations, with its 5 nm and 4 nm IP forming the connective tissue between those chiplets.
Why the 5 nm automotive push matters now
The timing of Qualitas’s 5 nm automotive expansion reflects a broader inflection point in vehicle electronics. As more models adopt advanced driver assistance systems, over the air updates, and rich infotainment, the underlying chips must deliver higher bandwidth and lower latency while still meeting stringent automotive standards. Qualitas’s decision to package multiple 5 nm IP blocks into a bundle, and to align them with display, camera, and PCIe style connectivity, positions the company to serve chipmakers designing for 2027 and 2028 model year vehicles that will rely on centralized compute and high speed sensor networks. The repeated references to a 5 nm IP Bundle Agreement in both Qualitas Semiconductor Expands Automotive Momentum and Bundle Agreement underscores that this is not a speculative roadmap but a concrete commercial offering.
At the same time, the company’s investments in PCIe 6.0 PHY, 4 nm UCIe, and chiplet oriented IP suggest that its automotive ambitions are tightly coupled to trends in AI and data center silicon. As vehicles adopt more AI driven features, from driver monitoring to predictive maintenance, they will need the same kind of high speed interconnect fabric that powers cloud accelerators, but adapted to the constraints of “reliability critical automotive environments.” Qualitas’s strategy, as articulated across its descriptions of About Qualitas, its 5 nm Automotive MIPI C PHY, its eDP RX PHY IP v1.5a, and its global UCIe and PCIe Gen 6.0 agreements, is to be the company that supplies that fabric, whether it ends up inside a server rack or behind the dashboard of a next generation electric SUV.
More from Wilder Media Group: